




# Skylake-S Desktop Platform



## PCB SIZE


200\*244\*1.6mm  
4 Layers

PCB STACK:  
L1:TOP  
L2:PWR  
L3:GND  
L4:BOTTOM


PCH-GPIO function			
Pin Name	Power Well	Usage	Default Status
GPP_F17	3VSB	LPC_PME_L	PME# GPI
GPD10	ATX_3VSB	GPD10 (GPD10_DIS_ME)	GPD10 OUTPUT Low/Normal, High/ME disable
GPP_B13	N/A	PCH_PLTRST_L	PLTRST#
GPP_G16	N/A	GPP_G16	GPO S0/S3/S4/S5:High
GPP_G15	VCC3	GPP_G15 (TMP Header Sel)	GPI
GPP_G13	VCC3	HDPANEL_DETECT	GPI
GPP_E7	VCC3	THERMAL_SD	GPI
GPP_B3	VCC3	BT_DIS_L_R	GPO S0/S3/S4/S5:High
GPP_H18	3VSB	GPP_H18	GPI
GPP_H17	3VSB	GPP_H17	GPI
GPP_H16	3VSB	GPP_H16	GPI
GPP_H15	3VSB	GPP_H15	For Acer Reserve
GPP_H14	3VSB	GPP_H14	For Acer Reserve
GPP_B14	+VCC3	PCH_SPKR	SPKR
GPP_A14	3VSB	LPCPD_L	SUS_STAT#
GPP_C6	3VSB	SML1_CLK	SML1CLK
GPP_C7	3VSB	SML1_DATA	SML1DATA
GPP_E8	VCC3	SATALED_L	SATALED#
GPP_E9	3VSB	GPP_E9 (BIOS WP )	GPI INPUT Low/Normal, High/BIOS WP
GPP_E10	3VSB	GPP_E10 (SW BIOS WP)	GPO OUTPUT Low/BIOS WP, High/Normal
GPP_E0	VCC3	GPP_E0 (OBR)	GPI
GPP_E4	VCC3	GPP_E4	GPO S0/S3/S4/S5:High
GPP_F22	VCC3	PCH_GPP_F22 (PCIEX16RST)	GPO S0:High S3/S4/S5:Low
GPP_F16	3VSB	GPP_F16 (USB_EN)	GPO S0/S3:High S4/S5:Low
GPP_F14	3VSB	H_SKTOCC_L	GPI
GPP_B17	VCC3	M.2_DIS_L_R	GPO S0/S3/S4/S5:High
GPP_B6	VCC3	CLK_REQ1_M.2_WLAN_L	GPO
GPP_B8	VCC3	GPP_B8	GPI
GPD0	DSW	RLAN_PWR_EN	GPO
GPP_D4	3VSB	SIO_GP16(PC_health)	GPI


SIO-GPIO function			
Pin Name	Power Well	Usage	Default Status
GP37	+DIMM_5VDUAL	SIO_LED1	FAN_TAC3(DI)
GP36	3VSB	THERMAL_SD	FAN_CTL3(DOD8)
GP35	+DIMM_5VDUAL	SIO_LED0	FAN_TAC4(DI)
GP34	3VSB	SUSWARN_L	SUSWARN#(DOD8)
GP33	3VSB	SUSACK_L	SUSACK#(DOD8)
GP32	ATX3VSB	DPWROK	DPWROK(DOD8)
GP30	VCC	ATX_PWRGD	ATXPG(DI)
GP14	3VSB	SML1_CLK	VCORE_EN(DOD8)
N/A	3VSB	SML1_DATA	PCH_D1
GP13	VCC3	PCH_SYSPWROK	PWROK1(DOD8)
GP12	N/A	PCIRST1_L	PCIRST1#(DO8)
GP11	N/A	PCIRST2_L	PCIRST2#(DO8)
GP44	3VSB	SIO_PWRON_L	PWRON#(DOD8)
GP54	3VSB	LPC_PME_L	PME#(DOD8)
GP43	ATX5VSB	FP_PWRBTN_L	PANSWH#(DI)
GP42	ATX3VSB	ATX_PSON_L	PSON#(DOD8)
GP53	N/A	SLP_S4_L	SUSC#(DI)
GP40	3VSB	3VBSBW_L	3VBSBW#(DO8)
GP10	N/A	PCIRST3_L	PCIRST3#(DO8)
GP55	3VSB	RSMRST_L	RSMRST3#(DOD8)
GP16	3VSB	SIO_GP16(PC_health)	5VSB_CTRL3#(DOD8)

CPU-Strap		
Pin Name	Usage	Default Status
CFG0	CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted	1 = (Default) Normal Operation
CFG1	CFG[1]: Reserved configuration lane	
CFG2:5:6	CFG[2]:1 = Normal operation CFG[6:5]:11 = 1 x16 PCI Express	PCIEX16X
CFG3	CFG[3]: Reserved configuration lane.	
CFG4	CFG[4]: eDP enable:	1 = Disabled.
CFG7	CFG[7]: PEG Training:	1 = (default) PEG Train immediately following RESET# de assertion.
CFG19:8	CFG[19:8]:Reserved configuration lanes.	
SPKR/GPP_B14	Top Swap Override	0 =Disable "Top Swap" mode. (Default)
GSPi0_MOSI/GPP_B18	No Reboot	0 =Disable "No Reboot" mode
SMBALERT#/GPP_C2	TLS Confidentiality	1 =EnableIntel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AWT with TLS and Intel SBA (Small Business Advantage) with TLS
GSPi1_MOSI/GPP_B22	Boot BIOS Strap Bit BBS	0=SPI
SML0ALERT#/GPP_C5	eSPI or LPC	0 =LPCIs selected for EC.
HDA_SDO	Flash Descriptor Security Override	This signal has a weak internal pull-down. 0 =Enable security measures defined in the Flash Descriptor. 1 =Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY.
DDPB_CTRLDATA/GPP_I6	Display Port B Detected	1 = Port B is detected.
DDPC_CTRLDATA/GPP_I8	Display Port C Detected	1 = Port C is detected.
DDPB_CTRLDATA/GPP_I10	Display Port D Detected	1 = Port D is detected.











## CFG[0:15] Configuration note


- CFG[0]:** Stall reset sequence after PCU PLL lock until de-asserted:
  - 1 = (Default) Normal Operation; No stall.
  - 0 = Stall.
- CFG[1]:** Reserved configuration lane.
- CFG[2]:** PCI Express\* Static x16 Lane Numbering Reversal.
  - 1 = Normal operation
  - 0 = Lane numbers reversed.
- CFG[3]:** Reserved configuration lane.
- CFG[4]:** eOP enable:
  - 1 = Disabled.
  - 0 = Enabled.
- CFG[6:5]:** PCI Express\* Bifurcation
  - 00 = 1 x8, 2 x4 PCI Express\*
  - 01 = reserved
  - 10 = 2 x8 PCI Express\*
  - 11 = 1 x16 PCI Express\*
- CFG[7]:** PEG Training:
  - 1 = (default) PEG Train immediately following RESET# de-assertion.
  - 0 = PEG Wait for BIOS for training.
- CFG[19:8]:** Reserved configuration lanes.




## Asynchronous & Sideband Signal




## Processor Power Good




## PECI






## SKTOCC#



## Sequencing Circuit













DDR3L CH.A



2015/07/28 18:14



DDR3L CH.B




DIMM3 BK 10


CH.B	SA1	SA0
DIMM0	H	L
DIMM1	H	H

DIMM1  
DDR4-288P-BL

## DIMM\_VREF\_CA





## DIMM\_VREF\_DQ



Port 2	DO02_TXP0[0]	DO02_LANE0_DP	DO02a_TX0_DP
	DO02_TXN[0]	DO02_LANE0_DN	DO02a_TX0_DN
	DO02_TXP[1]	DO02_LANE1_DP	DO02a_TX1_DP
	DO02_TXN[1]	DO02_LANE1_DN	DO02a_TX1_DN
	DO02_TXP[2]	DO02_LANE2_DP	DO02a_TX2_DP
	DO02_TXN[2]	DO02_LANE2_DN	DO02a_TX2_DN
	DO02_TXP[3]	DO02_LANE3_DP	DO02a_TX3_DP
	DO02_TXN[3]	DO02_LANE3_DN	DO02a_TX3_DN


## HDMI

HDMI@DO1 TX08bTX2@DO2bTX12





## DVI








Port 2	DO02_TXP[0]	DO02_LANE0_DP	DO02a_TX2_DP
	DO02_TXN[0]	DO02_LANE0_DN	DO02a_TX2_DN
	DO02_TXP[1]	DO02_LANE1_DP	DO02a_TX1_DP
	DO02_TXN[1]	DO02_LANE1_DN	DO02a_TX1_DN
	DO02_TXP[2]	DO02_LANE2_DP	DO02a_TX0_DP
	DO02_TXN[2]	DO02_LANE2_DN	DO02a_TX0_DN
	DO02_TXP[3]	DO02_LANE3_DP	DO02a_CLK_DP
	DO02_TXN[3]	DO02_LANE3_DN	DO02a_CLK_DN





1: 16-400-900143 COMMON CHOKE 90 OHM SMD 0805 -HDMI212P2SF-900T04 400mA...LEAD-FREE(RH5)-TAL-TECH  
2: 16-400-900171 COMMON CHOKE 90 OHM 25% SMD 0805 -QTCW2012H-090-LF 300mA...LEAD-FREE(RH5)-MAGIC




SDA, SCL 对地电容 : Default: 先不要上件, 如 RMI 需求项上件, 请务必确认可以 Pass HDMI 的 Spec



The schematic shows two components, L15 and L14, connected to a +VCC3 supply. Component L15 has pin 1 connected to +VCC3 and pin 2 connected to AVCC33. Component L14 has pin 1 connected to +VCC3 and pin 2 connected to VDD\_DAC\_33. Both components are labeled FB-60-04-B.




to set PIN22 pull low, PIN23 pull high for Rom mode.






# VGA






Part:BLM188B220SN  
P/N:16-105-220130 FB.22 OHM.25%...SMD 0402,BSM158B220SNID.300mA...HF,LEAD-FREE,MURATA  
P/N:16-105-220140 FB.22 OHM.25%...SMD 0402,FCM1005MP-220T03.300mA...HF,LEAD-FREE,TAI-TECH




Level shifter,default 0 ohm




If build in Internal DVI Con,  
that can use the circuit to protect reverse voltage together.











mitchhsieh




follow PDG eDP Disabling need Pull down to ground via 100k ohm resistor






GPIXX	Display Type
Low	onboard VGA
High	default BIOS

### CLOCK BUFFER










Mitch 1/7 modified part.  
PCH heatsink (T/U phase)  
P/N: 20-120-012520  
20-120-013505  
20-120-013678



# M.2 (NGFF)




0:BT DEVICE DISABLE  
1:NO KILL


S0	ATX_PWRGD	+V3P3_WLAN
S3/S4/S5	1	+VCC3
	0	+3VSB

# PCI-E X16 SLOT




\*\*PCI-E SPEC\*\*  
VCC3:3A  
12V:5.5A  
3VSB:0.375A



# PCI-E X1 SLOT1




# PCI-E X1 SLOT2




ECS ECS ECS

mitchhsieh

2015/07/28 18:14


			
Title			
HDMI			
Size	Document Number		Rev
Custm	H11H4-AD		1.0
Date	Tuesday, July 14, 2015	Sheet	29 of 46













## USB3.0 connector

### USB3.0 Header











uP7536 Enable use	RJ?	RJ?	S4/S5 USB_5V_DUAL	Customer
VDIMM	0ohm (1-2)	NA	0 Volt	Acer S4 w/o S5 w/ USB_5VDUAL
5VSB	0ohm (2-3)	NA	5 Volt	
* GPIO	NA	0 ohm	S4 : 0 Volt S5 : 5 Volt	








6,16,24,30,35,44 SLP\_S3\_L SLP\_S3\_L








## USB2.0 header

## USB2.0 connector



lan + USB2.0










ECS ECS ECS



mitchhsieh

2015/07/28 18:14











## BIOS WP







BOOT SELECT STRAP  
IF SAMPLED HIGH, LPC IS SELECTED ELSE SPI  
PCH HAS INTERNAL WEAK PD




Top Swap Override  
The signal has a weak internal pull-down.  
0 = Disable "Top Swap" mode. (Default)  
1 = Enable "Top Swap" mode.




NO REBOOT IF SAMPLED HIGH  
PCH HAS INTERNAL WEAK PD




ESPI FLASH SHARING MODE  
PCH HAS INTERNAL WEAK PD  
0: MASTER ATTACHED FLASH SHARING  
1: SLAVE ATTACHED FLASH SHARING



DFX TEST MODE  
XTAL INPUT IS SINGLE ENDED IF SAMPLED LOW ELSE DIFFERENTIAL




ESPI/LPC SELECT STRAP  
IF SAMPLED HIGH, ESPI IS SELECTED ELSE LPC  
PCH HAS INTERNAL WEAK PD




BOOT HALT ENABLED IF LOW  
PCH HAS INTERNAL WEAK PU




JTAG ODT IS DISABLED IF LOW  
PCH HAS INTERNAL WEAK PU




CONSENT STRAP IS ENABLED IF LOW  
PCH HAS INTERNAL WEAK PU



PERSONALITY STRAP IS ENABLED IF LOW  
PCH HAS INTERNAL WEAK PU  
(P.S. Pull down for pre ES1/ES1 only)






TLS CONFIDENTIALITY ENABLED  
IF SAMPLED HIGH (DEFAULT)  
PCH HAS INTERNAL WEAK PD



EXI BOOT STALL BYPASS IS ENABLED IF SAMPLED HIGH  
PCH HAS INTERNAL WEAK PD













**FUNCTION TABLE**


INPUTS				OUTPUTS	
PRE	CLR	CLK	D	Q	Q̄
L	H	X	X	H	L
X	L	X	X	L	H
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q <sub>0</sub>	Q̄ <sub>0</sub>


ECS ECS ECS

mitchhsieh






2015/07/28 18:14
















**VDIMM Table 1—EN1/EN2 Control**


State	EN1	EN2	VDDQ	VTTREF	VTT
S0	High	High	ON	ON	ON
S3	Low	High	ON	ON	OFF(High-Z)
S4/S5	Low	Low	OFF	OFF	OFF
Others	High	Low	OFF	OFF	OFF

**VDIMM Table 1—EN1/EN2 Control**

State	EN1	EN2	VDDQ	VTTREF	VTT
S0	High	High	ON	ON	ON
S3	Low	High	ON	ON	OFF(High-Z)
S4/S5	Low	Low	OFF	OFF	OFF
Others	High	Low	OFF	OFF	OFF




**V2P5U**




EN pin please used  
3.3V or 5V for enable  
control voltage

SYS PWROK SURPRISE POWER DOWN TRIGGERED BY PWRGD PS



## 5VDUAL



SLPSUS_L	SYS_STANDBY
H	V
L	X

**3VSB (S0):**

Power Name	Current
PCH	109mA
LAN RTL8111E-VL	165mA
SIO IT8727EX	6mA
EPW Non-AMT	0mA
SPI Non-AMT	0mA
PCI-E 4 Slots	0.375 X 4 = 1.5A
MINI PCI-E 1 Slots	2.2A
Total Current	0.28 + 3.7 = 3.98A

# V1P0A

$$I_{LOAD\_OC} = \frac{V_{CS\_OC}}{8 \times R_{DS(ON)}} + \frac{I_{RIPPLE}}{2}$$

$$= \frac{V_{CS\_OC}}{8 \times R_{DS(ON)}} + \frac{1}{2 \times L \times f} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$

